cyclane/wacc_37
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

refactor: unit tests now work with asm ir refactor

Browse Source
This commit is contained in:
Barf-Vader 2025-02-21 23:34:37 +00:00
parent de181d161d
commit 1ce36dd8da
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/test/wacc/instructionSpec.scala
View File

@ -3,28 +3,28 @@ import wacc.assemblyIR._
class instructionSpec extends AnyFunSuite {
val named64BitRegister = Register.Named("ax", RegSize.R64)
val named64BitRegister = Register(RegSize.R64, RegName.AX)
test("named 64-bit register toString") {
assert(named64BitRegister.toString == "rax")
}
val named32BitRegister = Register.Named("ax", RegSize.E32)
val named32BitRegister = Register(RegSize.E32, RegName.AX)
test("named 32-bit register toString") {
assert(named32BitRegister.toString == "eax")
}
val scratch64BitRegister = Register.Scratch(1, RegSize.R64)
val scratch64BitRegister = Register(RegSize.R64, RegName.Reg8)
test("scratch 64-bit register toString") {
assert(scratch64BitRegister.toString == "r1")
assert(scratch64BitRegister.toString == "r8")
}
val scratch32BitRegister = Register.Scratch(1, RegSize.E32)
val scratch32BitRegister = Register(RegSize.E32, RegName.Reg8)
test("scratch 32-bit register toString") {
assert(scratch32BitRegister.toString == "r1d")
assert(scratch32BitRegister.toString == "e8")
}
val memLocationWithHex = MemLocation(0x12345678)
@ -54,7 +54,7 @@ class instructionSpec extends AnyFunSuite {
val subInstruction = Subtract(scratch64BitRegister, named64BitRegister)
test("x86: sub instruction toString") {
assert(subInstruction.toString == "\tsub r1, rax")
assert(subInstruction.toString == "\tsub r8, rax")
}
val callInstruction = Call(CLibFunc.Scanf)