100 lines
2.8 KiB
HTML
100 lines
2.8 KiB
HTML
<HTML>
|
|
<HEAD>
|
|
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
|
|
<META NAME="Author" CONTENT="Joshua Neal">
|
|
<META NAME="Description" CONTENT="Pure VGA/SVGA hardware programming (registers, identification, and otherlow-level stuff.)">
|
|
<META NAME="KeyWords" CONTENT="VGA SVGA hardware video programming">
|
|
<TITLE>FreeVGA - VGA I/O Port Index</TITLE>
|
|
</HEAD>
|
|
<BODY>
|
|
|
|
<CENTER><A HREF="../home.htm">Home</A> <A HREF="../home.htm">Back</A>
|
|
<HR><B>Hardware Level VGA and SVGA Video Programming Information Page</B></CENTER>
|
|
|
|
<CENTER>VGA I/O Port Index
|
|
<HR></CENTER>
|
|
Introduction
|
|
<BR> This index lists the VGA's
|
|
I/O ports in numerical order, making looking up a specific I/O port access
|
|
simpler.
|
|
<BR>
|
|
<UL>
|
|
<LI>
|
|
3B4h -- <A HREF="crtcreg.htm">CRTC Controller Address Register</A></LI>
|
|
|
|
<LI>
|
|
3B5h -- <A HREF="crtcreg.htm">CRTC Controller Data Register</A></LI>
|
|
|
|
<LI>
|
|
3BAh Read -- <A HREF="extreg.htm#3xAR">Input Status #1 Register</A></LI>
|
|
|
|
<LI>
|
|
3BAh Write -- <A HREF="extreg.htm#3CAR3xAW">Feature Control Register</A></LI>
|
|
|
|
<LI>
|
|
3C0h -- <A HREF="attrreg.htm">Attribute Address/Data Register</A></LI>
|
|
|
|
<LI>
|
|
3C1h -- <A HREF="attrreg.htm">Attribute Data Read Register</A></LI>
|
|
|
|
<LI>
|
|
3C2h Read -- <A HREF="extreg.htm#3C2R">Input Status #0 Register</A></LI>
|
|
|
|
<LI>
|
|
3C2h Write -- <A HREF="extreg.htm#3CCR3C2W">Miscellaneous Output Register</A></LI>
|
|
|
|
<LI>
|
|
3C4h -- <A HREF="seqreg.htm">Sequencer Address Register</A></LI>
|
|
|
|
<LI>
|
|
3C5h -- <A HREF="seqreg.htm">Sequencer Data Register</A></LI>
|
|
|
|
<LI>
|
|
3C7h Read -- <A HREF="colorreg.htm#3C7R">DAC State Register</A></LI>
|
|
|
|
<LI>
|
|
3C7h Write -- <A HREF="colorreg.htm#3C7W">DAC Address Read Mode Register</A></LI>
|
|
|
|
<LI>
|
|
3C8h -- <A HREF="colorreg.htm#3C8">DAC Address Write Mode Register</A></LI>
|
|
|
|
<LI>
|
|
3C9h -- <A HREF="colorreg.htm#3C9">DAC Data Register</A></LI>
|
|
|
|
<LI>
|
|
3CAh Read -- <A HREF="extreg.htm#3CAR3xAW">Feature Control Register</A></LI>
|
|
|
|
<LI>
|
|
3CCh Read -- <A HREF="extreg.htm#3CCR3C2W">Miscellaneous Output Register</A></LI>
|
|
|
|
<LI>
|
|
3CEh -- <A HREF="graphreg.htm">Graphics Controller Address Register</A></LI>
|
|
|
|
<LI>
|
|
3CFh -- <A HREF="graphreg.htm">Graphics Controller Data Register</A></LI>
|
|
|
|
<LI>
|
|
3D4h -- <A HREF="crtcreg.htm">CRTC Controller Address Register</A></LI>
|
|
|
|
<LI>
|
|
3D5h -- <A HREF="crtcreg.htm">CRTC Controller Data Register</A></LI>
|
|
|
|
<LI>
|
|
3DAh Read -- <A HREF="extreg.htm#3xAR">Input Status #1 Register</A></LI>
|
|
|
|
<LI>
|
|
3DAh Write -- <A HREF="extreg.htm#3CAR3xAW">Feature Control Register</A></LI>
|
|
</UL>
|
|
|
|
|
|
<P>Notice: All trademarks used or referred to on this page are the property
|
|
of their respective owners.
|
|
<BR>All pages are Copyright © 1997, 1998, J. D. Neal, except where
|
|
noted. Permission for utilization and distribution is subject to the terms
|
|
of the <A HREF="../license.htm">FreeVGA Project Copyright License</A>.
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
</BODY>
|
|
</HTML>
|