cyclane/wacc_37
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

style: reformatted to pass stylecheck

Browse Source
This commit is contained in:
Barf-Vader 2025-02-16 18:02:02 +00:00
parent 4e58e41a2a
commit 7525e523bb
1 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/wacc/backend/assemblyIR.scala
View File

@ -20,7 +20,7 @@ object assemblyIR {
}
}
//arguments
// arguments
enum CLibFunc extends Operand {
case Scanf,
Puts,
@ -62,7 +62,7 @@ object assemblyIR {
override def toString = name
}
//TODO Check if dest and src are not both memory locations
// TODO Check if dest and src are not both memory locations
abstract class Operation(ins: String, op1: Operand = NoOperand, op2: Operand = NoOperand) {
override def toString: String = if (op2 == NoOperand) {
s"$ins ${op1.toString}"
@ -79,7 +79,7 @@ object assemblyIR {
case class Or(op1: Dest, op2: Src) extends Operation("or", op1, op2)
case class Compare(op1: Dest, op2: Src) extends Operation("cmp", op1, op2)
//stack operations
// stack operations
case class Push(op1: Src) extends Operation("push", op1)
case class Pop(op1: Src) extends Operation("pop", op1)
case class Call(op1: CLibFunc) extends Operation("call", op1)
@ -94,4 +94,3 @@ object assemblyIR {
}
}